A main memory unit with a capacity of 4 megabytes is built using 1Mx 1-bit DRAM chips.Each DRAM chip has 1K rows of cells with 1K Cells in each row. The time taken for a single refresh operation is 100 nanoseconds. The time required to perform one refresh operation on all the cells in the memory unit?

A main memory unit with a capacity of 4 megabytes is built using 1Mx 1-bit DRAM chips.Each DRAM chip has 1K rows of cells with 1K Cells in each row. The time taken for a single refresh operation is 100 nanoseconds. The time required to perform one refresh operation on all the cells in the memory unit?

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
Most Intel CPUs use the __________, in which each memory address is represented by two integers.
A main memory unit with a capacity of 4 megabytes is built using 1Mx 1-bit DRAM chips.Each DRAM chip has 1K rows of cells with 1K Cells in each row. The time taken for a single refresh operation is 100 nanoseconds. The time required to perform one refresh operation on all the cells in the memory unit?
Suppose a DRAM memory has 4 K rows in its array of bit cells, its refreshing period is 64 ms and 4 clock cycles are needed to access each row. What is the time needed to refresh the memory if clock rate is 133 MHz? What fraction of the memory's time is spent performing refreshes?
SRAM memory operates at the same voltage level as a cpu, but the internal voltages inside DRAM are much smaller. Explain briefly why this is the case. Your explanation should be in your own words. It should include basic facts about how these memories are constructed, and how this impacts on the voltages appropriate to use.
A 64 Gb DRAM chip is organized as 8 G × 8 memory externally and as 256 K × 256 K square array internally. Refreshing each row takes 20 ns. Each row must be refreshed at least once every 0.05 s. The percentage (rounded to the closet integer) of the time available for performing the memory read/write operations in the main memory unit is
A CPU has 20 address pins and 8 data pins. If a RAM chip with a capacity of 16K*8 is used to design a memory with a capacity of 64K*8, the address range is required to be 00000H-0FFFFH. The memory is addressed by bytes. How should it be designed? If it is not convenient, you can please write the calculation process ..thanks a lot
In 8Gi x 32 RAM chip, 8Gi represents the total number of unique addressable memory locations. True False
Suppose that a 32MB system memory is built from 32 1MB RAM chips. How many address lines are needed to select one of the memory chips?
Given the following memory chip configurations find the requested information: An EPROM chip has a capacity of 128Kbits with 8 bits of information stored at each location, what is the organization of the chip? how many address pins and data pins does the chip require? A DRAM chip has a capacity of 16Mbits and with 4 bits of information stored at each location, what is the organization of the chip? how many address pins and data pins does the chip require? For the ROM memory chip shown, find the capacity (including units): organization: is this memory volatile or non-volatile? (circle one) D7 DO A B YO A16 A17 A0 Y1 A18 Y2 b ROM G2A G2B Y3 Y4 Y5 o Y6 o Y7 o A15 A19 G1 VccVpp MEMR OE Given the ROM memory chip and decoder circuit below (the decoder used is the 74LS138) is used in a system with a 20-bit address bus, find the address range (in hex) the chip will respond to: upper CE Each Y controls one block lower
A common bus in a computer connects 16 source registers (each register is 32 bits) and one memory unit with word size of 32 bits also. If the bus is designed using multiplexers, answer the following: • What is the minimum number of multiplexers required? What is the minimum number of select lines each multiplexer has? If the bus is designed with three-state buffers and decoders, answer the following: • What is the minimum number of three-state buffers required? • What is the minimum number of decoders required? • What is the minimum size of each decode
With drawing Compute the Average access time for memory system when the time for Main Memory is 2000 ns, the time for cache is 200 ns and hit ratio is 0.9?