Evaluate the effect of the instruction LDR r1, [r2], #4, given the initial values below. What is the final values of (and pointed by) all the registers? What is the addressing mode of the given instruction? Registers: r1 = 30 r2 = 1004 r3 = 50 Memory Address Value 1000 15 1004 20 1008 1012 13 O r1=20,r2=1004, r3=50, pre-indexing auto-indexing mode O r1=20, r2=20, r3=20, pre-indexing mode O r1=20, r2=1004, r3=30, post auto-indexing mode O r1=20, r2=1008, r3=50, auto-indexing post indexing mode

Evaluate the effect of the instruction LDR r1, [r2], #4, given the initial values below. What is the final values of (and pointed by) all the registers? What is the addressing mode of the given instruction? Registers: r1 = 30 r2 = 1004 r3 = 50 Memory Address Value 1000 15 1004 20 1008 1012 13 O r1=20,r2=1004, r3=50, pre-indexing auto-indexing mode O r1=20, r2=20, r3=20, pre-indexing mode O r1=20, r2=1004, r3=30, post auto-indexing mode O r1=20, r2=1008, r3=50, auto-indexing post indexing mode

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Q1:/ Show the contents in hexadecimal of registers PC, AR, DR, AC, IR and SC of the basic computer when an instruction at address 021 in the basic computer has I = 1, an operation code of the ADD instruction, and an address part equal to 051. The memory word at address 051 contains 0083. The memory word at address 083 contains B8F2. The memory word at address 038 contains A837 and the content of AC is A937. Give the answer in a table with six columns, one for each register and a row for each timing signal. (All numbers are in hexadecimal) uipors - ea
Convert the given hex value to its R-format MIPS instruction by completing the following table. The instruction and letters for registers must be in lower case. DO NOT TYPE DOLLAR SIGNS WITH REGISTERS. Hex Opcode (decimal) rs (decimal) rt (decimal) rd (decimal) funct (decimal) Instruction 02488822 O 18 16 17 34 sub s4 $$1 " $ to " LA
Complete the following table: MIPS Instruction op code rs rt rd shamt funct imm. /address Hexadecimal Representation add $t4, $s2, $s1 addi $s0, $t0, 123 lw $s6, -88($t7) Note: In MIPS register file, temporary registers $t0-$t7 have indices 8-15 (respec- tively). Also, the saved registers $s0-$s7 have indices 16-23 (respectively).
Consider the instruction ADD R1, M (R1 = R1 + [M]). M is the memory address of the operand. It is a two-word instruction – first word is the op-code and the second word is the address of the operand. Give the RTL description for the complete execution (including fetch phase) of the instruction.
Please write down the microinstructions to implement the instruction ADD RO, [R1] adding to RO the content of the cell pointed by R1 (i.e., whose address is in R1). Please add a short but significant explanation to each single microinstruction.
Evaluate the effect of the instruction LDR r5, [r7, #4], given the initial values below. Give the final values of all the registers. Registers: r5 = 100 r6 = 1000 r7 = 996 Memory Address Value 992 30 996 40 1000 50 1004 60 1008 70 O r5=50, r6=1000, r7=1000 O r5=40, r6=1000, r7=996 O r5=40, r6=1000, r7=1000 O r5=50, r6=1000, r7=996
Suppose the address of the first instruction is COAF3410 in hexadecimal in the following code. Show in decimal the immediate value (i.e. offset) in the beq and bne instruction, and in hexadecimal (of 7 digits) the psedudo address in the j instruction. Separate the numbers by comma. labell: beq $t1, st2, label3 (72 instructions here) label2: bne $13, st4, label1 (49 instructions here) labe 13: label2
if BX=1000, DS=0400, and AL=EDH, for the following instruction: MOV [BX] + 1234H, AL. the physical address is O 6243H O 4234H O 6234H O 6324H O 4244H
In this classification, each instruction is executed uşing its own input data, independently of how other instructions get their data. We are using a(n): A Multiple Instruction Multiple Data. B Multiple Instruction Multiple Data. C Single Instruction Single Data. D Single Instruction Multiple Data
SP=1239H, SS=9876H, the physical address is AAAFOH Non of them 1BC06H 0AAAFH 99999H if BX=1000, DS=0400, and AL=EDH, for the following instruction: MOV [BX] + 1234H, AL. the physical address is 6324H O 4244H 4234H 6234H 6243H O
Take the following machine language instruction and fill in the translation of it in assembly language. The "alternative operand values" is how the operand may be expressed in assembly language either has hex (prefixed with Ox) or decimal (not prefixed with Ox). C00005 Binary IS: Mask: Instruction: [Select] [Select] [Select] [Select] Operand specifier: (four hex digits) Operand specifier: [Select] (alternative operand values) Addressing mode: [Select] (symbolic) Assembly: [Select] (instruction and operand)
Assemble the following code snippet into MIPS binary, represented as hexadecimal numbers, one line for each instruction, assuming that the label exit is at address 0x00400018. You must show the HOW part, i.e. how do you come up with the opcode and other parts of the instruction for each instruction