Help please mcq 1) The instruction, MOV DX, [DI]+3412H is an example of:a) Based-IndexedAddressing Modeb) Based Addressingd) Indexed Addressingc) immediateaddressing mode2) The machine code of the instruction (MOV (BP||DIJ+ 3412H, ABH) is.c) C683AB1234HModeModeа) С6831234АВНb) C783BA1234Hd) C6831234BAH3) After the execution the instruction CMP AL, 85H (when AL=7AH), the status flags will be:b) AF=0, CF=1,OF=1, PF=1,a) AF=1, CF-0,OF-0, PF-0, SF-0and ZF-14) When the content of registers: CS-1234H, IP-0006H, SS= ABCDH and SP-AA00H. The bottomc) AF=0, CF=1,OF-0, PF=1, SF=1and ZF-0d) None of thementionedSF-1 and ZF-0of stack is ---------- and the end of stack is----a) 12346h B66D0h b) AACDOH AB006H c) BBCCEH ABCDOH d)ABCDOH BBCCEH5) s086 computer system using 24MHZ crystal oscillator, the duration of the bus cycle of system is -------, and the word writing time to the memory address AAACSH is-----c) 500ns6) After the execution the far jump instruction JMP B3000123H, the new value of Physical Address=-a) 41ns82nsb) 41ns41ns500nsd) 500ns 1000ns(if updated Physical Address=10005h)b) вз123Ha) С3128H7) When a data word is writing to the memory address F356CH, the state of the control signal whichoccur in this cycle:a) BHE-0, A0-1,M/IO-0, DT/R=0,RD 0, WR-1,DEN-08) After execution the far process call instruction CALL 11000002H, the last values store in the stackc) B3000Hd) 00123Hb) BHE-1, A0=1,M/I0-0, DT/R=1,RD-1, WR-0,DEN-0.c) BHE-1, A0-1,M/IO-1,DT/R-0, RD-1,WR-0, DEN-1d) None of thementionedrespectively. (if the updated value of CS:IP =(1000:0005))c) 11 00 00 05hared) 11 00 00 07ha) 11 00 00 02h9) Intel® producing many types of processors with dada width bus: 16-bit, 32-bit, and 64-bit data bus.Examples of each type are:b) 10 00 00 05h- respectivelya) 80286, Pentium II, b) 8080, 80386, Core i9 c) 8088, 8086,Core 2 Duo10) When the current values of the SS register =3000H and SP register = FFDOH, The data currentlyheld in the stack are:d) 80486, Pentium 4,Core i7Core i5.a) 64 wordsb) 32 wordsc) 24 wordsd) 16 words

i) The instruction, MOV DX, DI+3412H is an example of: b) Based Addressing Mode 2) The machine code of the instruction (MOV [BPI|DI+ 3412H, ABH) is. a) Based-Indexed Addressing Mode e) immediate addressing mode d) Indexed Addressing Mode a) C6831234ABH b) C783BA1234H c) C683AB1234H d) C6831234BAH 3) After the execution the instruction CMP AL, 85H (when AL=7AH), the status flags will be: a) AF-1, CF 0, OF-0, PF-0, SF-0 and ZF-1 4) When the content of registers: CS-1234H, IP 0006H, SS- ABCDH and SP-AA00H. The bottom of stack is -- - and the end of stack is-- - a) 12346h b) AF-0, CF-1, OF=1, PF-1, SF-1 and ZF-0 c) AF-0, CF-1, OF-0, PF-1, SF-1 and ZF-0 d) None of the mentioned B66D0H b) AACDOH AB006H c) BBCCEH ABCDOH d)ABCDOH BBCCEH

i) The instruction, MOV DX, DI+3412H is an example of: b) Based Addressing Mode 2) The machine code of the instruction (MOV [BPI|DI+ 3412H, ABH) is. a) Based-Indexed Addressing Mode e) immediate addressing mode d) Indexed Addressing Mode a) C6831234ABH b) C783BA1234H c) C683AB1234H d) C6831234BAH 3) After the execution the instruction CMP AL, 85H (when AL=7AH), the status flags will be: a) AF-1, CF 0, OF-0, PF-0, SF-0 and ZF-1 4) When the content of registers: CS-1234H, IP 0006H, SS- ABCDH and SP-AA00H. The bottom of stack is -- - and the end of stack is-- - a) 12346h b) AF-0, CF-1, OF=1, PF-1, SF-1 and ZF-0 c) AF-0, CF-1, OF-0, PF-1, SF-1 and ZF-0 d) None of the mentioned B66D0H b) AACDOH AB006H c) BBCCEH ABCDOH d)ABCDOH BBCCEH

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Please find the Machine code for the instruction: Mov DX, [BX+SI] . Consider the Opcode for a Mov operation to be 10 00 10 Please use the instructions presented below to figure out what type of addressing modes they belong to. a) Mov 101A[BP+DI] , DLb) Mov DX, [BX+SI]
Complete the following table: MIPS Instruction op code rs rt rd shamt funct imm. /address Hexadecimal Representation add $t4, $s2, $s1 addi $s0, $t0, 123 lw $s6, -88($t7) Note: In MIPS register file, temporary registers $t0-$t7 have indices 8-15 (respec- tively). Also, the saved registers $s0-$s7 have indices 16-23 (respectively).
a) Programmable Read-Only Memory (PROM) is a computer memory chip which is programmable once it is created and the information cannot be erased Implement the following Boolean functions using PROM. F1(A1, A0) = F2(A1, A0) = m(3,5,7), m(4,5,7) Major Topic Programmable Read Only Memory (PROM) Major Topic Programmable Logic Array (PLA) b) A combinational circuit is defined by the function F1= Σ m (3,5,7), F2 = Σ m (4,5,7). Implement the circuit using a PLA which consists of 3 inputs (A, B and C), 3 product terms and two outputs Blooms Designation AP Major Topic Combinational Logic Circuits Blooms Designation AN Major Topic Memories Devices c) A combinational circuit has four inputs and one output, the output equal 1 when: 1 - all the inputs are equal to 1 or 2- non of the inputs are equal to 1 or 3- an odd number of inputs are equal to 1. Design the logic circuit. Blooms Designation AP d) Using the required steps convert a D flip-flop to T flip-flop Spore Blooms Designation AN Store Score…
The instruction, MOV AX, [BX+SI]+3AB2H is an example of: Memory Addressing Mode immediate addressing mode Based Addressing Mode Based-Indexed Addressing Mode
Computer Science Assembler Language VAR1 DS F VAR2 DS 5F Subtract VAR1 from VAR2. To do this, load these VARs into two separate registers using the Load instruction (L) for each and then Subtract Register (SR) Reference: Load instruction format: label L R,D(X,B) Subtract instruction format: label S R,D(X,B) No need to write the entire code, just a snippet of above line code, explanation would be nice, thanks
C language please use both the array notation and the pointer notation(e.g., *(pioBase+0)) to access the registers (e.g., pioBase[0]) (a) Set a base address for a generic PIO at 0x10008000 called pioBase. Assume this is just an 8-bitPIO port.(b) Set all the odd-numbered pins of this GPIO to inputs. Leave the even-numbered pins as outputs.
QI) If BX=1000, DS=0200, SS=0100, CS-0300 and AL=EDH, for the following instruction: MOV [BX] + 1234H, AL. Find the physical address in the memory. Q2) For the above question, if BP is used instead of BX, what is the physical address in the memory?
Computer Science A computer uses a memory of 64K words with 16 bits in each word.It has the following registers: PC, AR, TR, AC, DR and IRA memory-reference instruction consists of two words: an 16-bit operation-code(one word) and an address field (in the next word).a-List the sequence of microoperations for fetching a memory reference instructionand then placing the operand in DR. Start from timing signal To.b-Design the logic control gates arrangement to perform the fetch instructions.
Ex2) Translate the following C code into RISC-U instruction & B[4] =C=A[5] XII X6 (7) X10 (5)
Identify the addressing modes & the value of the register Ro for each of given instructions if initial values of Ro= 1500, R1=3000, PC = 4000. ADDRESS VALUE 1000 1260 2000 1570 2900 1400 3000 1650 4000 1750 4102 1150 4500 1760 5000 1850 i) Ld Ro. #125 11) Ld. Ro. [3000] i11) Ld Ro. [Ri] iv) Ld Ro. -100[Ri] v) Ld Ro. [PC+100]
Q2: Identify the addressing mode for the following instructions then compute the physical address for the operand in red color: (Assume all missing data.) (1) LEA Ax, [DI+ BX +FFH] (2) MOV [BP-55H], CL
Q3) If BP=1000, DS=0400, SS=0700, CS=0500 and AL=EDH, for the following instruction: MOV [BP] + 1234H, AL Find the physical address in the memory.