On a typical microprocessor, a distinct I/O address is used to refer to the I/O data reg- isters and a distinct address for the control and status registers in an I/O controller for a given device. Such registers are referred to as ports. In the Intel 8088, two I/O in- struction formats are used. In one format, the 8-bit opcode specifies an I/O operation; this is followed by an 8-bit port address. Other I/O opcodes imply that the port ad- dress is in the 16-bit DX register. How many ports can the 8088 address in each I/O addressing mode? .

On a typical microprocessor, a distinct I/O address is used to refer to the I/O data reg- isters and a distinct address for the control and status registers in an I/O controller for a given device. Such registers are referred to as ports. In the Intel 8088, two I/O in- struction formats are used. In one format, the 8-bit opcode specifies an I/O operation; this is followed by an 8-bit port address. Other I/O opcodes imply that the port ad- dress is in the 16-bit DX register. How many ports can the 8088 address in each I/O addressing mode? .

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

Most Intel CPUs use the __________, in which each memory address is represented by two integers.
A(n) ________________ instruction always alters the instruction execution sequence. A(n) ______________ instruction alters the instruction execution sequence only if a specified Condition is true.
A(n) ____________________ instruction copies data from one memory location to another.
If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
On a typical microprocessor, a distinct I/O address is used to refer to the I/O data reg- isters and a distinct address for the control and status registers in an I/O controller for a given device. Such registers are referred to as ports. In the Intel 8088, two I/O in- struction formats are used. In one format, the 8-bit opcode specifies an I/O operation; this is followed by an 8-bit port address. Other I/O opcodes imply that the port ad- dress is in the 16-bit DX register. How many ports can the 8088 address in each I/O addressing mode? .
The code segment, the data segment, and the stack segment are all distinct. Then, determine the mix of registers utilized to address data objects in each segment.
(d) The table below shows the ALUcontrol signal of the datapath we discussed in class. Instruction Funct ALU Орсode ALUop ALU action operation field control Iw 00 load word XXXXXX add 0010 Sw 00 store word XXXXXX add 0010 beq 01 branch equal subtract 0110 XXXXXX R-type 10 add 100000 add 0010 R-type 10 subtract 100010 subtract 0110 R-type 10 AND 100100 AND 0000 R-type 10 OR 100101 OR 0001 R-type 10 set on less than 101010 set on less than 0111 You want to add the bne instruction into the datapath, which already includes the required hardware for the instruction. Write out the ALUop for bne and how you can determine whether the bne results in the branch to be taken.
0001 = Load AC from memory 0010 = Store AC to memory 0101 = Add to AC from memory 0011 = Load AC (the accumulator register) from an I/O device 0111 = Store AC to an I/O device With these instructions, a particular I/O device is identified by replacing the 12-bit address portion with a 12-bit device number. Remember that a number ending with a small ‘h’ means the number is a hexadecimal number. What is the hexadecimal string that expresses the following instructions? Load AC from memory location 62h. Add the contents of memory location 451h to AC. Store AC to memory location 8h. Store AC to I/O device number 8h.
PCSrc ID/EX EX/MEM Control IF/ID Add Branch MEM/WB Add Shift left 2 RegWrite Instruction Memory Read Address Read Addr 1 Register Read Read Addr Data 1 File Write Addr Data Memory MemtoReg ALUSrc Address Read Data ALU Read Data 2 Write Data Write Data ALU cntrl MemRead Sign Extend 16 32 ALUOP RegDst Figure 3: For EACH of the following registers, indicate how many bits are in the reg- ister, and what control signals are are in the register. he control signals in the diagram are: regWrite, regDest, aluOP, ALUsrc, Branch, MemRead, MemWrite, MemToReg. Register Number of bits Control Signals PC 32 None IF/ID 64* None ID/EX EX/MEM МЕM/WB
A computer system interfaces a memory with a 32-bit address bus and a 16-bit data bus. The memory addressing is performed using a decoder. What is the number of AND gates needed to implement the decoder? What is the FAN OUT of the decoder?
Computer Science A computer uses a memory of 64K words with 16 bits in each word.It has the following registers: PC, AR, TR, AC, DR and IRA memory-reference instruction consists of two words: an 16-bit operation-code(one word) and an address field (in the next word).a-List the sequence of microoperations for fetching a memory reference instructionand then placing the operand in DR. Start from timing signal To.b-Design the logic control gates arrangement to perform the fetch instructions.
Q:Non-Volatile Memory includes PROM (Programmable ROM) ROM (Read only Memory) EPROM (Erasable PROM) EEPROM (Electrically Erasable PROM) O RAM(Random access memory) Q: what is the addressing mode for the following instruction: LOAD (ABOO), Ri. * Register Mode Register Addressing Mode Immediate Mode Indexed Addressing Mode indirect mode direct mode