Please explain the question below Objective: Show the influence of the cache size on the miss rate Development Configure a system with the following architectural characteristics: Processors in SMP = 1 Cache coherence protocol = MESI Scheme for bus arbitration = Random Word wide (bits) = 16 Words by block = 16 (block size = 32 bytes) Blocks in main memory = 8192 (main memory size = 256 KB) Mapping = Fully-Associative Replacement policy = LRU Configure the blocks in cache using the following configurations: 2(cache size = 0,03 KB), 4,8, 16, 32, 64, 128, 256, and 512 (cache size = 16 KB). For each of the configurations, obtain the miss rate using the trace files: Hydro, Naasa7, Cexp, Comp, and Wave. Are there conflict misses in these experiments? Why? In these cases, it may be observed that for great cache sizes, the miss rate is stabilized. Why? We can also see great differences in miss rate for a concrete increment of cache size. What do these great differences indicate?

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question
100%

Please explain the question below

Objective: Show the influence of the cache size on the miss rate

Development Configure a system with the following architectural characteristics:

  • Processors in SMP = 1
  • Cache coherence protocol = MESI
  • Scheme for bus arbitration = Random
  • Word wide (bits) = 16
  • Words by block = 16 (block size = 32 bytes)
  • Blocks in main memory = 8192 (main memory size = 256 KB)
  • Mapping = Fully-Associative
  • Replacement policy = LRU

Configure the blocks in cache using the following configurations: 2(cache size = 0,03 KB), 4,8, 16, 32, 64, 128, 256, and 512 (cache size = 16 KB). For each of the configurations, obtain the miss rate using the trace files: Hydro, Naasa7, Cexp, Comp, and Wave.

  1. Are there conflict misses in these experiments? Why?
  2. In these cases, it may be observed that for great cache sizes, the miss rate is stabilized. Why?
  3. We can also see great differences in miss rate for a concrete increment of cache size. What do these great differences indicate?
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps

Blurred answer
Knowledge Booster
Fundamentals of Memory
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-engineering and related others by exploring similar questions and additional content below.
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY