Use Verilog to design an FSM. The FSM accepts an input binary sequence such as 001010011101.... Its output is zero except when the number of 1's that have been input is a multiple of three. In the example below, the output that is observed after each input bit is received is shown directly below the input bit received: input : output: 0 1 0 0 1 1 0 0 1 0 1 0 0 1 0 1 0 1 1 0 1 1 0 1 1 0 11. 1 1 0 0 0 0 1 1 1 0 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 ...

Electric Motor Control
10th Edition
ISBN:9781133702818
Author:Herman
Publisher:Herman
Chapter22: Sequence Control
Section: Chapter Questions
Problem 6SQ: Draw a symbol for a solid-state logic element AND.
icon
Related questions
Question
Use Verilog to design an FSM. The FSM accepts an input binary sequence
such as 001010011101.... Its output is zero except when the number of
1's that have been input is a multiple of three. In the example below, the
output that is observed after each input bit is received is shown directly
below the input bit received:
input :
0 1 0 0 1 1 0 0 1 0 1 0 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1
output: 1 1 0 0 0 0 1 1 1 0 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1
Note: Before any bits have been received, the output is 1. This is because
zero 1's is also a multiple of three.
Materials to be submitted:
1. Verilog codes for FSM module. You can choose either two-always or
three-always blocks style.
2. Verilog codes for testbench using the above example
3. Image of the screen that shows the test results.
Transcribed Image Text:Use Verilog to design an FSM. The FSM accepts an input binary sequence such as 001010011101.... Its output is zero except when the number of 1's that have been input is a multiple of three. In the example below, the output that is observed after each input bit is received is shown directly below the input bit received: input : 0 1 0 0 1 1 0 0 1 0 1 0 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 output: 1 1 0 0 0 0 1 1 1 0 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 Note: Before any bits have been received, the output is 1. This is because zero 1's is also a multiple of three. Materials to be submitted: 1. Verilog codes for FSM module. You can choose either two-always or three-always blocks style. 2. Verilog codes for testbench using the above example 3. Image of the screen that shows the test results.
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 6 steps with 3 images

Blurred answer
Knowledge Booster
Register
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Electric Motor Control
Electric Motor Control
Electrical Engineering
ISBN:
9781133702818
Author:
Herman
Publisher:
CENGAGE L