You have a CPU which contains two processor cores, connected via a bus. Each core has its own 8 row, direct-mapped L1 cache and the two caches are coherent via snoopy cache coherent over the bus, with a write-invalidate mechanism. The block size in the cache is 8 bytes (two words). Core A: Load byte address 63 Core A: Load byte address 57 Core B: Store byte address 63 Core A: Store byte address 63 Core B: Load byte address 102 Core A: Load byte address 121 Core A: Load byte address 57 For each access from the list above, please indicate whether the access would be a hit, a compulsory miss, a conflict miss, a capacity miss, or a coherence miss. Before the sequence begins, both caches are empty. First access (Core A address 63): Second access (Core A address 57): Third access (Core B address 63): Fourth access (Core A address 63): Fifth access (Core B address 102): Sixth access (Core A address 121): Seventh access (Core A address 57):

You have a CPU which contains two processor cores, connected via a bus. Each core has its own 8 row, direct-mapped L1 cache and the two caches are coherent via snoopy cache coherent over the bus, with a write-invalidate mechanism. The block size in the cache is 8 bytes (two words). Core A: Load byte address 63 Core A: Load byte address 57 Core B: Store byte address 63 Core A: Store byte address 63 Core B: Load byte address 102 Core A: Load byte address 121 Core A: Load byte address 57 For each access from the list above, please indicate whether the access would be a hit, a compulsory miss, a conflict miss, a capacity miss, or a coherence miss. Before the sequence begins, both caches are empty. First access (Core A address 63): Second access (Core A address 57): Third access (Core B address 63): Fourth access (Core A address 63): Fifth access (Core B address 102): Sixth access (Core A address 121): Seventh access (Core A address 57):

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
Suppose a computer using direct mapped cache has 220 bytes of byte-addressable main memory, and a cache of 32 blocks, where each cache block contains 16 bytes. c) To which cache block will the memory address 0x0DB63 map?
Suppose the cache access time is 10ns, main memory access time is 200ns, and the cache hit rate is 95%. Assuming parallel (overlapped) access (or say, load-through is used), what is the average access time for the processor to access an item?
Suppose a computer using direct-mapped cache has 232 bytes of byte-addressable main memory and a cache size of 512 bytes, and each cache block contains 64 bytes.Q.) To which cache block will the memory address 0x13A4498A map?
A computer has an 8 GByte memory with 64 bit word sizes. Each block of memory stores 16 words. The computer has a direct-mapped cache of 128 blocks. The computer uses word level addressing. What is the address format? If we change the cache to a 4-way set associative cache, what is the new address format?
Suppose a computer using direct-mapped cache has 232 bytes of byte-addressable main memory and a cache of 1024 blocks, where each cache block contains 32 bytes.Q.) What is the format of a memory address as seen by the cache; that is, what are the sizes of the tag, block, and offset fields?
Suppose a computer using direct-mapped cache has 2 bytes of byte-addressable main memory and a cache of 32 blocks, where each cache block contains 16 bytes.Q.) To which cache block will the memory address 0x0DB63 map?
Suppose a computer using fully associative cache has 224 bytes of byte-addressable main memory and a cache of 128 blocks, where each block contains 64 bytes.Q.) To which cache block will the memory address 0x01D872 map?
Suppose the cache access time is 20ns, main memory access time is 100ns, and the cache hit rate is 90%. Assuming parallel (overlapped) access, what is the average access time for the processor to access an item?
A memory system has a 32 KB byte-addressable main memory and a 1 KB cache where each block contains 16 bytes. Determine the format of the address in each of the cache organizations. In each case list the address fields and the width of each field.a) Direct-mapped cacheb) Fully-associative cachec) 4-way set-associative cache
A computer has a 256 KB, K-way set associative write-back data cache with block size of 32 B. The address sent to the cache controller by the processor is of 32 bits. In addition to the address tag, each cache tag directory contains 2 valid bits and 1 modified bit. If 16 bits are used to address tag. What is the minimum value of K?
Suppose a computer using direct-mapped cache has 232 bytes of byte-addressable main memory and a cache of 1024 blocks, where each cache block contains 32 bytes.Q.) How many blocks of main memory are there?