Dont solve wrong else provide dislikes Suppose a computer system has a memory organization with only three levels ofhierarchy, a cache, a main memory and a hard drive. Access times and miss ratesare given in Table below. Now find the followings:Access TimeMemory UnitHit Rate(Cycles)Cache90%Main memory10595.50%Hard drive1,080,0000%1. Miss rate of the main memory.2. Average memory access time.3. For 1350 cache hits, find the number of total cache accesses while hit rateis given in Table4. If number of hits are 1350 and cache hit rate is given in Table then howmany times data has been provided from main memory?

Suppose a computer system has a memory organization with only three levels of hierarchy, a cache, a main memory and a hard drive. Access times and miss rates are given in Table below. Now find the followings: Access Time Memory Unit Hit Rate (Cycles) Cache 2 90% Main memory 105 95.50% Hard drive 1,080,000 0% 1. Miss rate of the main memory. 2. Average memory access time. 3. For 1350 cache hits, find the number of total cache accesses while hit rate is given in Table 4. If number of hits are 1350 and cache hit rate is given in Table then how many times data has been provided from main memory?

Suppose a computer system has a memory organization with only three levels of hierarchy, a cache, a main memory and a hard drive. Access times and miss rates are given in Table below. Now find the followings: Access Time Memory Unit Hit Rate (Cycles) Cache 2 90% Main memory 105 95.50% Hard drive 1,080,000 0% 1. Miss rate of the main memory. 2. Average memory access time. 3. For 1350 cache hits, find the number of total cache accesses while hit rate is given in Table 4. If number of hits are 1350 and cache hit rate is given in Table then how many times data has been provided from main memory?

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

Consider a computer system that has the following characteristics: The memory bus runs at 400 MHz. The memory bus is 8 bytes wide. Accessing a memory address in memory requires 8 memory bus cycles. The disk drives can each read a block every 4 milliseconds. Disk blocks read are 8 kilobytes each. Assume Direct Memory Access from the disk drive. What is the highest percentage of the memory bus capacity that could be consumed by the disk’s Direct Memory Access if there are 4 disk drives in use?
Consider a disk drive specifications. with the following 16 surfaces, 512 tracks/surface, 512 sectors/ track, 1 KB/sector, rotation speed 3000 rpm. The disk is operated in cycle stealing mode whereby whenever one byte word is ready it is sent to memory; similarly, for writing, the disk interface reads a 4 byte word from the memory in each DMA cycle. Memory cycle time is 40 nsec. The maximum percentage of time that the CPU gets blocked during DMA operation?
The interconnection structure in a processor is a collection of paths (also called the data paths) connecting the various modules in the processor. Which types of transfer does it support? Select one: O a.all the answers given here. O b.1/0 to or from memory c.processor to memory d.memory to processor
Given the following memory maps, determine the size of available memory space (ie the unused or free memory space). Convert your result to Kilobytes a) Memory 1 $0000 DIRECT PAGE REGISTERS $005F $0060 RAM 512 BYTES $025F $1800 HIGH PAGE REGISTERS $184F SE000 FLASH 8192 BYTES $FFFF b) Memory 2 |FFFFFH EPROM (128K) Flash Memory (128K) E0000h C0000h Unused 72000h Zilog SCC 70000h Unused 20000h SRAM (128K) 00000h
Consider a processor that uses a 48-bit virtual memory address. The main memory installed onthe system is 4GB. Page size is set to be 32KB. Determine the following:I. Address space of virtual memory and physical memory. II. Total Number of virtual pages and the total physical pagesIII. How many bits are necessary to store (i) Page Table entry and (ii) TLB entry, consideringthe TLB entry stores valid, reference and dirty bits.IV. What is the size of the page table? And how many pages of memory is needed to storethe entire Page table? What fraction of physical memory is needed to store the entirepage table?
There are many parameters that could be used to describe disk performance; among them are: number of bits per track disk capacity (in bits) number of disk surfaces rotational speed rotational latency transfer rate tracks per surface sectors per track blocks per track sectors per block seek time speed of disk arm block-read time number of blocks Some of these parameters are independent, and others are (approximately) linearly related. That is, doubling one doubles the other. Decide which of these parameters are linearly related. Then, select from the list below, the relationship that is true, to within a close approximation. Note: none of the statements may be true exactly, but one will always be much closer to the truth than the other three. Also note: you should assume all dimensions and parameters of the disk are unchanged except for the ones mentioned. a) If you double the number of sectors per block, then you double the number of blocks on the disk. b)…
According to the memory view given below, if RO = 0x20008000, then LDRSB r1, r1 = ?(data overlay big endian)? Memory address Data Øx20008002 ØXA1 Øx20008001 ØXB2 Øx20008000 ØxC3 ØX20007FFE ØXD4 ØX20007FFE OXE5 (Ctrl) A-R1 = 0XC3 B-R1 = 0x000000C3 C-R1 = OXC3000000 D-R1 = 0xffffffC3 E-R1 = OxC3ffffff
Computer A has an overall CPI of 1.3 and can be run at a clock rate of 600MHz. Computer B has a CPI of 2.5 and can be run at a clock rate of 750 MHz. We have a particular program we wish to run. When compiled for computer A, this program has exactly 100,000 instructions. How many instructions would the program need to have when compiled for Computer B, in order for the two computers to have exactly the same execution time for this program? Please explain how to solve
There are many parameters that could be used to describe disk performance; among them are: number of bits per track disk capacity (in bits) number of disk surfaces rotational speed rotational latency transfer rate tracks per surface sectors per track blocks per track sectors per block seek time speed of disk arm block-read time number of blocks Some of these parameters are independent, and others are (approximately) linearly related. That is, doubling one doubles the other. Decide which of these parameters are linearly related. Then, select from the list below, the relationship that is true, to within a close approximation. Note: none of the statements may be true exactly, but one will always be much closer to the truth than the other three. Also note: you should assume all dimensions and parameters of the disk are unchanged except for the ones mentioned. a) If you divide tracks into half as many blocks, then you double the read time for a block.…
Q2/ Consider three different processors P1, P2, and P3 with the clock rates and CPIs given in the following table. Processor Clock Rate CPI P1 4 2 P2 2.5 1.0 P3 3 1.5 If the processors each execute a program in 10 seconds, find the number of cycles and the number of instructions. Which processor has the highest performance expressed in instructions per second if all processors have the same instructions set architecture? Q/3 Our favorite program runs in 10 seconds on computer A, which has a 400Mhz. clock. We are trying to help a computer designer build a new machine B, that will run this program in 6 seconds. The designer can use new technology to substantially increase the clock rate, but has informed us that this increase will affect the rest of the CPU design, causing machine B to require 1.2 times as many clock cycles as machine A for the same program. What clock rate should we tell the designer to target? Answer: Q 4/ Suppose we have two implementations of the…
Let (BX)=100H, DI=200H, DS 1200H, SI= F002H, AX= 0105H, and the following memory content. what is the content of SI after executing the MOV SI, [DI+BX+7H] ?instructions Memory Memory address content 12300 11 12301 AA 12302 EF 12303 80 12304 47 12305 8D 12306 5A 12307 92 12308 C5 SI = C592H O SI-F002H O SI = 92C5HO SI = EF80HO SI = 80EFHO If BL=XXH and make CMP BL,BL the sign and zero flags will be SF=1, ZF=0 O depend on the value on the BL register O SF=0, ZF=1 O SF=ZF=0 O SF=ZF=1 O
In a main memory-disk virtual storage system, the page size is 1KByte and the OPTIMAL algorithm is used for page replacements. A given program has been allocated three page frames in the main memory and it makes the following 16 memory references when it starts executing (the addresses are given in decimal):500, 2000, 2500, 800, 4000, 1000, 5500, 1500, 2800, 400, 5000, 700, 2100, 3500, 900, 2400 Fill in the contents of the three page frames after each memory reference in a table and calculate the hit ratio. Hint: denote by 'a' the page consisting of locations 0 through 1023 in memory. Similarly, b: 1024-2047, c: 2048-3071, d: 3072-4095, e: 4096-5119 and f: 5120-6143. Round to three decimal places.